wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

minor fix

Browse Source
This commit is contained in:
Blaise Tine
2021-09-15 04:49:24 -07:00
parent 142cbb8f3b
commit 73d102afed
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
hw/rtl/cache/VX_bank.v vendored
View File

@@ -221,7 +221,7 @@ module VX_bank #(
.data_in ({
flush_fire || mshr_fire || mem_rsp_fire || creq_fire,
flush_enable,
mshr_valid,
mshr_enable,
mrsq_enable,
creq_enable && ~creq_rw,
creq_enable && creq_rw,
@@ -278,7 +278,7 @@ module VX_bank #(
);
// we have a core request hit
wire miss_st0 = (is_read_st0 || is_write_st0) && ~tag_match_st0;
assign miss_st0 = (is_read_st0 || is_write_st0) && ~tag_match_st0;
wire [MSHR_ADDR_WIDTH-1:0] mshr_id_a_st0 = (is_read_st0 || is_write_st0) ? mshr_alloc_id : mshr_id_st0;