13b957772378d8795e5ecf2ec409c2eb910a93a1
Adding them to the Diplomacy graph will cause to widen source widths which can have area implications. This gets rid of the need to do addResource() calls to the manually generated Verilog files. Their module parameters should be kept the same as what's used in the parent Verilog module, however.
Description
No description provided
Languages
Scala
91.6%
C++
3.9%
Verilog
3.6%
Makefile
0.9%