 Blaise Tine
|
91f348c61a
|
adding prebuilt CI script
|
2020-09-19 16:08:28 -04:00 |
|
|
Blaise Tine
|
f6f95e0c46
|
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
|
2020-09-19 14:45:42 -04:00 |
|
|
Blaise Tine
|
80f929eb61
|
fixed build warnings; sgemm Makefile
|
2020-09-10 13:39:34 -04:00 |
|
|
Blaise Tine
|
adb6b9c44f
|
dev merge
|
2020-09-09 17:09:18 -04:00 |
|
|
Blaise Tine
|
fba2fa03c7
|
fixed new AFU Driver bugs - now functional
|
2020-09-09 17:05:48 -04:00 |
|
|
Carter Rene Montgomery
|
9b7187441d
|
updated from GT repo
|
2020-09-08 18:35:47 -04:00 |
|
|
Blaise Tine
|
bf7b0cf340
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-09-08 13:05:47 -04:00 |
|
|
Blaise Tine
|
0fab1ddd92
|
adding support for verilator-driven AFU driver: vlsim
|
2020-09-08 13:05:26 -04:00 |
|
|
Blaise Tine
|
807ce24e94
|
fixed committed instrs count
|
2020-09-08 07:54:12 -07:00 |
|
|
Blaise Tine
|
36ec603d17
|
fpga fixes: warp scheduler, fnmadd, fdiv, fsqrt
|
2020-09-08 07:05:26 -07:00 |
|
|
Blaise Tine
|
4c08929c56
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-09-06 01:20:52 -07:00 |
|
|
Blaise Tine
|
75c98c6ea3
|
fmadd fix
|
2020-09-06 01:20:22 -07:00 |
|
|
trmontgomery
|
033f9c00d9
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-09-05 17:12:45 -04:00 |
|
|
trmontgomery
|
e795f7333e
|
separated tests
|
2020-09-05 17:11:26 -04:00 |
|
|
Blaise Tine
|
49b86c4b2a
|
SCOPE update
|
2020-09-05 10:52:59 -07:00 |
|
|
Blaise Tine
|
a81418be88
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-09-04 07:52:10 -07:00 |
|
|
Blaise Tine
|
42e3b6c45d
|
fixed lmp_mult parameters, ram init filepath
|
2020-09-04 07:51:46 -07:00 |
|
|
Blaise Tine
|
112d8ab815
|
adding CSR support to rtlsim driver
|
2020-09-04 06:51:31 -04:00 |
|
|
Blaise Tine
|
b82f5a9011
|
fix ci bui;d
|
2020-09-01 10:45:44 -07:00 |
|
|
Blaise Tine
|
c63217f67d
|
fixed SCOPE interface
|
2020-09-01 05:20:13 -07:00 |
|
|
Blaise Tine
|
31ffbe0d6a
|
clean up 'stage_1_cycles' from cache
|
2020-09-01 03:39:03 -07:00 |
|
|
Blaise Tine
|
0a45a8beb3
|
minor update
|
2020-09-01 00:56:10 -07:00 |
|
|
Blaise Tine
|
4e8b9fb296
|
FPU SVDPI support complete
|
2020-09-01 00:59:37 -04:00 |
|
|
Blaise Tine
|
c1df08843c
|
minor update
|
2020-08-31 09:34:19 -04:00 |
|
|
Blaise Tine
|
c358226098
|
merge
|
2020-08-31 09:22:43 -04:00 |
|
|
Blaise Tine
|
df711986bc
|
FPU DPI fallback
|
2020-08-31 09:19:55 -04:00 |
|
|
Blaise Tine
|
af84e01856
|
minor update
|
2020-08-31 06:17:49 -07:00 |
|
|
Blaise Tine
|
0a0b28aac0
|
minor update - 206-214 mhz
|
2020-08-29 05:14:08 -07:00 |
|
|
Blaise Tine
|
fde3f46798
|
ibuffer optimization
|
2020-08-26 04:44:36 -07:00 |
|
|
Blaise Tine
|
22a449f2c3
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-08-25 14:05:44 -07:00 |
|
|
Blaise Tine
|
e10bbe7abb
|
minor update
|
2020-08-25 14:03:00 -07:00 |
|
|
Blaise Tine
|
b211b29670
|
removing pipeline additional registers
|
2020-08-25 14:02:35 -07:00 |
|
|
Blaise Tine
|
efbe4a07ef
|
serial divider optimization
|
2020-08-25 03:23:57 -07:00 |
|
|
Blaise Tine
|
ee81e81818
|
adding using serial divider to save area cost
|
2020-08-25 02:29:27 -07:00 |
|
|
Blaise Tine
|
df25bae456
|
optimize warp_sched
|
2020-08-24 05:36:00 -07:00 |
|
|
Blaise Tine
|
9e2d430239
|
optimize warp_sched
|
2020-08-24 04:02:13 -07:00 |
|
|
Blaise Tine
|
57971f6c76
|
decode op_mod optimization
|
2020-08-24 02:55:14 -07:00 |
|
|
Blaise Tine
|
f292e5003d
|
quartus build fixes
|
2020-08-23 22:04:46 -07:00 |
|
|
Blaise Tine
|
1c9445745f
|
fp_noncomp fixes
|
2020-08-23 16:53:28 -07:00 |
|
|
Blaise Tine
|
96f5432592
|
minor update
|
2020-08-22 13:56:07 -07:00 |
|
|
Blaise Tine
|
0b355f228e
|
ibuffer addition
|
2020-08-22 00:22:04 -07:00 |
|
|
Blaise Tine
|
6c12391338
|
pipeline refactoring - fmax >= 222 mhz
|
2020-08-14 21:50:14 -07:00 |
|
|
MalikBurton
|
5a55dcb95c
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-08-11 13:56:16 -04:00 |
|
|
MalikBurton
|
de5eb4c8b5
|
updated Makefile of riscv_tests/isa
|
2020-08-11 13:55:36 -04:00 |
|
|
Blaise Tine
|
65415d2bbc
|
getting dogfood tests passing on Verilator!
|
2020-08-09 18:13:12 -04:00 |
|
|
Blaise Tine
|
688c9892d5
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2020-08-07 10:12:29 -07:00 |
|
|
Blaise Tine
|
cd29362d10
|
fixed FPU handshake, optimized writeback's critical path
|
2020-08-07 10:11:54 -07:00 |
|
|
MalikBurton
|
87220f2d29
|
benchmarks/riscv_tests Makefiles and modified testbench.cpp
|
2020-08-07 12:54:03 -04:00 |
|
|
Blaise Tine
|
ffd9515881
|
added altera fpu modules
|
2020-08-05 15:53:59 -07:00 |
|
|
Blaise Tine
|
d8bdaa2b4e
|
minor update
|
2020-08-01 14:38:31 -07:00 |
|