gh0s7/micore
1
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add single cycle edition

Browse Source
This commit is contained in:
CGH0S7
2024-12-31 01:30:15 +08:00
parent de44f7d8d3
commit b4cb98d8a9
126 changed files with 1242 additions and 629 deletions
Download Patch File Download Diff File Expand all files Collapse all files

489
TopOrigin.sv
View File

@ -20,10 +20,6 @@ module regfile_32x32(
input R1_en,
R1_clk,
output [31:0] R1_data,
input [4:0] R2_addr,
input R2_en,
R2_clk,
output [31:0] R2_data,
input [4:0] W0_addr,
input W0_en,
W0_clk,
@ -37,7 +33,6 @@ module regfile_32x32(
end // always @(posedge)
assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;
assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;
assign R2_data = R2_en ? Memory[R2_addr] : 32'bx;
endmodule
module Core(
@ -49,83 +44,73 @@ module Core(
input [31:0] io_dmem_rdata,
output io_dmem_wen,
output [31:0] io_dmem_wdata,
output io_exit,
output [31:0] io_gp
output io_exit
);
wire [31:0] mem_wb_data;
wire exe_jmp_flg;
wire exe_br_flg;
wire [31:0] _regfile_ext_R0_data;
wire [31:0] _regfile_ext_R1_data;
wire [31:0] _regfile_ext_R2_data;
reg [31:0] id_reg_pc;
reg [31:0] id_reg_inst;
reg [31:0] exe_reg_pc;
reg [4:0] exe_reg_wb_addr;
reg [31:0] exe_reg_op1_data;
reg [31:0] exe_reg_op2_data;
reg [31:0] exe_reg_rs2_data;
reg [4:0] exe_reg_exe_fun;
reg [1:0] exe_reg_mem_wen;
reg [1:0] exe_reg_rf_wen;
reg [2:0] exe_reg_wb_sel;
reg [31:0] exe_reg_imm_b_sext;
reg [31:0] mem_reg_pc;
reg [4:0] mem_reg_wb_addr;
reg [31:0] mem_reg_rs2_data;
reg [1:0] mem_reg_mem_wen;
reg [1:0] mem_reg_rf_wen;
reg [2:0] mem_reg_wb_sel;
reg [31:0] mem_reg_alu_out;
reg [4:0] wb_reg_wb_addr;
reg [1:0] wb_reg_rf_wen;
reg [31:0] wb_reg_wb_data;
reg [31:0] if_reg_pc;
wire _id_inst_T = exe_br_flg | exe_jmp_flg;
wire _id_rs2_data_hazard_T = exe_reg_rf_wen == 2'h1;
wire stall_flg =
_id_rs2_data_hazard_T & (|(id_reg_inst[25:21]))
& id_reg_inst[25:21] == exe_reg_wb_addr | _id_rs2_data_hazard_T
& (|(id_reg_inst[20:16])) & id_reg_inst[20:16] == exe_reg_wb_addr;
wire [31:0] id_inst = _id_inst_T | stall_flg ? 32'h0 : id_reg_inst;
wire _id_rs1_data_T = id_inst[25:21] == 5'h0;
wire _id_rs2_data_T_2 = mem_reg_rf_wen == 2'h1;
wire _id_rs1_data_T_3 = id_inst[25:21] == mem_reg_wb_addr & _id_rs2_data_T_2;
wire _id_rs2_data_T_5 = wb_reg_rf_wen == 2'h1;
wire _id_rs1_data_T_6 = id_inst[25:21] == wb_reg_wb_addr & _id_rs2_data_T_5;
wire [31:0] id_rs2_data =
id_inst[20:16] == 5'h0
? 32'h0
: id_inst[20:16] == mem_reg_wb_addr & _id_rs2_data_T_2
? mem_wb_data
: id_inst[20:16] == wb_reg_wb_addr & _id_rs2_data_T_5
? wb_reg_wb_data
: _regfile_ext_R1_data;
wire [16:0] _GEN = {id_inst[31:26], id_inst[10:0]};
wire _csignals_T_5 = _GEN == 17'h20;
wire _csignals_T_7 = id_inst[31:28] == 4'h8;
wire _csignals_T_9 = _GEN == 17'h22;
wire _csignals_T_11 = _GEN == 17'h24;
wire _csignals_T_13 = _GEN == 17'h25;
wire _csignals_T_15 = _GEN == 17'h26;
wire _csignals_T_17 = id_inst[31:28] == 4'hC;
wire _csignals_T_19 = id_inst[31:28] == 4'hD;
wire _csignals_T_21 = _GEN == 17'h2A;
wire _csignals_T_23 = id_inst[31:28] == 4'h4;
wire _csignals_T_25 = id_inst[31:28] == 4'h5;
wire _csignals_T_27 = id_inst[31:28] == 4'h3;
wire _csignals_T_29 = id_inst[31:23] == 9'h1E0;
wire _GEN_0 = _csignals_T_27 | _csignals_T_29;
wire [4:0] _csignals_T_31 = {4'h0, _GEN_0};
wire _GEN_1 = _csignals_T_5 | _csignals_T_7;
wire _GEN_2 = _csignals_T_23 | _csignals_T_25;
wire _GEN_3 = _csignals_T_21 | _GEN_2;
reg [31:0] pc_reg;
wire [31:0] _pc_plus4_T = pc_reg + 32'h4;
wire [9:0] _GEN = {io_imem_inst[31:28], io_imem_inst[5:0]};
wire jmp_flg = io_imem_inst[31:28] == 4'h3 | _GEN == 10'h8;
wire [31:0] rs_data = (|(io_imem_inst[25:21])) ? _regfile_ext_R1_data : 32'h0;
wire [31:0] rt_data = (|(io_imem_inst[20:16])) ? _regfile_ext_R0_data : 32'h0;
wire [11:0] _GEN_0 = {io_imem_inst[31:26], io_imem_inst[5:0]};
wire _csignals_T_5 = _GEN_0 == 12'h20;
wire _csignals_T_7 = io_imem_inst[31:28] == 4'h8;
wire _csignals_T_9 = _GEN_0 == 12'h22;
wire _csignals_T_11 = _GEN_0 == 12'h24;
wire _csignals_T_13 = _GEN_0 == 12'h25;
wire _csignals_T_15 = _GEN_0 == 12'h26;
wire _csignals_T_17 = io_imem_inst[31:28] == 4'hC;
wire _csignals_T_19 = io_imem_inst[31:28] == 4'hD;
wire _csignals_T_21 = _GEN_0 == 12'h2A;
wire _csignals_T_23 = io_imem_inst[31:28] == 4'h4;
wire _csignals_T_25 = io_imem_inst[31:28] == 4'h5;
wire [16:0] _GEN_1 = {io_imem_inst[31:21], io_imem_inst[5:0]};
wire _csignals_T_27 = _GEN_1 == 17'h0;
wire _csignals_T_29 = _GEN_1 == 17'h2;
wire _csignals_T_31 = _GEN_1 == 17'h3;
wire _csignals_T_33 = io_imem_inst[31:28] == 4'h3;
wire _csignals_T_35 = _GEN == 10'h8;
wire [4:0] csignals_0 =
_csignals_T_5 | _csignals_T_7
? 5'h1
: _csignals_T_9
? 5'h2
: _csignals_T_11
? 5'h3
: _csignals_T_13
? 5'h4
: _csignals_T_15
? 5'h5
: _csignals_T_17
? 5'h3
: _csignals_T_19
? 5'h4
: _csignals_T_21
? 5'h9
: _csignals_T_23
? 5'hB
: _csignals_T_25
? 5'hC
: _csignals_T_27
? 5'h6
: _csignals_T_29
? 5'h7
: _csignals_T_31
? 5'h8
: _csignals_T_33
? 5'h1
: _csignals_T_35 ? 5'hD : 5'h0;
wire _GEN_2 = _csignals_T_27 | _csignals_T_29 | _csignals_T_31;
wire _GEN_3 = _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _GEN_2;
wire [1:0] csignals_1 =
_csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13
| _csignals_T_15 | _csignals_T_17 | _csignals_T_19 | _GEN_3
| _csignals_T_15 | _csignals_T_17 | _csignals_T_19 | _GEN_3 | ~_csignals_T_33
? 2'h1
: _csignals_T_27 ? 2'h2 : {1'h0, ~_csignals_T_29};
wire [2:0] _csignals_T_70 =
: 2'h2;
wire [2:0] _csignals_T_85 =
_csignals_T_5
? 3'h1
: _csignals_T_7
@ -134,254 +119,140 @@ module Core(
? 3'h1
: _csignals_T_17 | _csignals_T_19
? 3'h2
: _GEN_3 ? 3'h1 : _csignals_T_27 ? 3'h4 : {_csignals_T_29, 2'h1};
wire [1:0] _csignals_T_87 = {1'h0, _GEN_0};
wire _GEN_4 =
: _GEN_3 ? 3'h1 : _csignals_T_33 ? 3'h4 : {2'h0, ~_csignals_T_35};
wire _GEN_4 = _csignals_T_23 | _csignals_T_25;
wire _GEN_5 =
_csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13
| _csignals_T_15 | _csignals_T_17 | _csignals_T_19 | _csignals_T_21;
wire [2:0] _csignals_T_100 = {2'h0, _csignals_T_29};
wire _id_op1_data_T = csignals_1 == 2'h1;
wire _id_op1_data_T_1 = csignals_1 == 2'h2;
wire [35:0] id_op2_data =
_csignals_T_70 == 3'h1
? {4'h0, id_rs2_data}
: _csignals_T_70 == 3'h2
? {4'h0, {16{id_inst[15]}}, id_inst[15:0]}
: _csignals_T_70 == 3'h3
? {4'h0, {22{id_inst[15]}}, id_inst[15:11], id_inst[25:21]}
: _csignals_T_70 == 3'h4
? {{6{id_inst[23]}}, id_inst[25:0], 4'h0}
: {4'h0, _csignals_T_70 == 3'h5 ? {id_inst[15:0], 16'h0} : 32'h0};
wire [31:0] _exe_alu_out_T_30 = exe_reg_op1_data + exe_reg_op2_data;
wire [62:0] _exe_alu_out_T_14 = {31'h0, exe_reg_op1_data} << exe_reg_op2_data[4:0];
wire [31:0] _GEN_5 = {27'h0, exe_reg_op2_data[4:0]};
wire [31:0] _exe_alu_out_T_46 =
exe_reg_exe_fun == 5'h1
? _exe_alu_out_T_30
: exe_reg_exe_fun == 5'h2
? exe_reg_op1_data - exe_reg_op2_data
: exe_reg_exe_fun == 5'h3
? exe_reg_op1_data & exe_reg_op2_data
: exe_reg_exe_fun == 5'h4
? exe_reg_op1_data | exe_reg_op2_data
: exe_reg_exe_fun == 5'h5
? exe_reg_op1_data ^ exe_reg_op2_data
: exe_reg_exe_fun == 5'h6
? _exe_alu_out_T_14[31:0]
: exe_reg_exe_fun == 5'h7
? exe_reg_op1_data >> _GEN_5
: exe_reg_exe_fun == 5'h8
? $signed($signed(exe_reg_op1_data) >>> _GEN_5)
: exe_reg_exe_fun == 5'h9
? {31'h0,
$signed(exe_reg_op1_data) < $signed(exe_reg_op2_data)}
: exe_reg_exe_fun == 5'hA
? {31'h0, exe_reg_op1_data < exe_reg_op2_data}
: exe_reg_exe_fun == 5'h11
? _exe_alu_out_T_30 & 32'hFFFFFFFE
: exe_reg_exe_fun == 5'h12
? exe_reg_op1_data
: 32'h0;
wire _exe_br_flg_T_3 = exe_reg_op1_data == exe_reg_op2_data;
assign exe_br_flg =
exe_reg_exe_fun == 5'hB
? _exe_br_flg_T_3
: exe_reg_exe_fun == 5'hC & ~_exe_br_flg_T_3;
assign exe_jmp_flg = exe_reg_wb_sel == 3'h3;
assign mem_wb_data =
mem_reg_wb_sel == 3'h2
? io_dmem_rdata
: mem_reg_wb_sel == 3'h3 ? mem_reg_pc + 32'h4 : mem_reg_alu_out;
wire [1:0] _csignals_T_136 =
_GEN_5 ? 2'h1 : _GEN_4 ? 2'h0 : _GEN_2 ? 2'h1 : {2{_csignals_T_33}};
wire _op1_data_T = csignals_1 == 2'h1;
wire _op1_data_T_1 = csignals_1 == 2'h2;
wire [31:0] op1_data = _op1_data_T ? rs_data : _op1_data_T_1 ? pc_reg : 32'h0;
wire [31:0] op2_data =
_csignals_T_85 == 3'h1
? rt_data
: _csignals_T_85 == 3'h2
? {{16{io_imem_inst[15]}}, io_imem_inst[15:0]}
: _csignals_T_85 == 3'h4 ? {4'h0, io_imem_inst[25:0], 2'h0} : 32'h0;
wire _alu_out_T = csignals_0 == 5'h1;
wire [31:0] _alu_out_T_1 = op1_data + op2_data;
wire _alu_out_T_3 = csignals_0 == 5'h2;
wire [31:0] _alu_out_T_4 = op1_data - op2_data;
wire _alu_out_T_6 = csignals_0 == 5'h3;
wire [31:0] _alu_out_T_7 = op1_data & op2_data;
wire _alu_out_T_8 = csignals_0 == 5'h4;
wire [31:0] _alu_out_T_9 = op1_data | op2_data;
wire _alu_out_T_10 = csignals_0 == 5'h5;
wire [31:0] _alu_out_T_11 = op1_data ^ op2_data;
wire _alu_out_T_12 = csignals_0 == 5'h6;
wire [62:0] _alu_out_T_14 = {31'h0, op1_data} << op2_data[4:0];
wire _alu_out_T_16 = csignals_0 == 5'h7;
wire [31:0] _GEN_6 = {27'h0, op2_data[4:0]};
wire [31:0] _alu_out_T_18 = op1_data >> _GEN_6;
wire _alu_out_T_19 = csignals_0 == 5'h8;
wire [31:0] _alu_out_T_22 = $signed($signed(op1_data) >>> _GEN_6);
wire _alu_out_T_24 = csignals_0 == 5'h9;
wire _alu_out_T_28 = csignals_0 == 5'hD;
wire [31:0] _GEN_7 = {31'h0, $signed(op1_data) < $signed(op2_data)};
wire [31:0] alu_out =
_alu_out_T
? _alu_out_T_1
: _alu_out_T_3
? _alu_out_T_4
: _alu_out_T_6
? _alu_out_T_7
: _alu_out_T_8
? _alu_out_T_9
: _alu_out_T_10
? _alu_out_T_11
: _alu_out_T_12
? _alu_out_T_14[31:0]
: _alu_out_T_16
? _alu_out_T_18
: _alu_out_T_19
? _alu_out_T_22
: _alu_out_T_24
? _GEN_7
: _alu_out_T_28 ? op1_data : 32'h0;
wire _br_flg_T_3 = op1_data == op2_data;
wire br_flg =
csignals_0 == 5'hB ? _br_flg_T_3 : csignals_0 == 5'hC & ~_br_flg_T_3;
wire [31:0] br_target = {{14{io_imem_inst[15]}}, io_imem_inst[15:0], 2'h0} + pc_reg;
wire [31:0] wb_data =
_csignals_T_136 == 2'h2 ? io_dmem_rdata : (&_csignals_T_136) ? _pc_plus4_T : alu_out;
`ifndef SYNTHESIS
always @(posedge clock) begin
if ((`PRINTF_COND_) & ~reset) begin
automatic logic [31:0] id_rs1_data =
_id_rs1_data_T
? 32'h0
: _id_rs1_data_T_3
? mem_wb_data
: _id_rs1_data_T_6 ? wb_reg_wb_data : _regfile_ext_R2_data;
$fwrite(32'h80000002, "---------------------\n");
$fwrite(32'h80000002, "id_reg_pc: 0x%x\n", id_reg_pc);
$fwrite(32'h80000002, "id_reg_inst: 0x%x\n", id_reg_inst);
$fwrite(32'h80000002, "id_inst: 0x%x\n", id_inst);
$fwrite(32'h80000002, "id_rs1_addr: 0x%x\n", id_inst[25:21]);
$fwrite(32'h80000002, "id_rs2_addr: 0x%x\n", id_inst[20:16]);
$fwrite(32'h80000002, "id_wb_addr: 0x%x\n", id_inst[15:11]);
$fwrite(32'h80000002, "id_exe_fun: 0x%x\n",
_GEN_1
? 5'h1
: _csignals_T_9
? 5'h2
: _csignals_T_11
? 5'h3
: _csignals_T_13
? 5'h4
: _csignals_T_15
? 5'h5
: _csignals_T_17
? 5'h3
: _csignals_T_19
? 5'h4
: _csignals_T_21
? 5'h9
: _csignals_T_23
? 5'hB
: _csignals_T_25
? 5'hC
: _csignals_T_31);
$fwrite(32'h80000002, "id_op1_sel: 0x%x\n", csignals_1);
$fwrite(32'h80000002, "id_op1_data: 0x%x\n",
_id_op1_data_T ? id_rs1_data : _id_op1_data_T_1 ? id_reg_pc : 32'h0);
$fwrite(32'h80000002, "id_op2_sel: 0x%x\n", _csignals_T_70);
$fwrite(32'h80000002, "id_op2_data: 0x%x\n", id_op2_data);
$fwrite(32'h80000002, "id_mem_wen: 0x%x\n", 2'h0);
$fwrite(32'h80000002, "id_rf_wen: 0x%x\n",
_GEN_4 ? 2'h1 : _GEN_2 ? 2'h0 : _csignals_T_87);
$fwrite(32'h80000002, "id_wb_sel: 0x%x\n",
_GEN_4 ? 3'h1 : _GEN_2 ? 3'h0 : _csignals_T_27 ? 3'h3 : _csignals_T_100);
$fwrite(32'h80000002, "id_rs1_data: 0x%x\n", id_rs1_data);
$fwrite(32'h80000002, "id_rs2_data: 0x%x\n", id_rs2_data);
$fwrite(32'h80000002, "exe_alu_out: 0x%x\n", _exe_alu_out_T_46);
$fwrite(32'h80000002, "mem_reg_pc: 0x%x\n", mem_reg_pc);
$fwrite(32'h80000002, "mem_reg_alu_out: 0x%x\n", mem_reg_alu_out);
$fwrite(32'h80000002, "mem_wb_data: 0x%x\n", mem_wb_data);
$fwrite(32'h80000002, "wb_reg_wb_data: 0%x\n", wb_reg_wb_data);
$fwrite(32'h80000002, "---------------------\n");
$fwrite(32'h80000002, "---------------\n");
$fwrite(32'h80000002, "io.pc: 0x%x\ninst: 0x%x \n", pc_reg, io_imem_inst);
$fwrite(32'h80000002, "pc_next: 0x%x\n",
br_flg ? br_target : jmp_flg ? alu_out : _pc_plus4_T);
$fwrite(32'h80000002, "rs_addr: 0x%x\n", io_imem_inst[25:21]);
$fwrite(32'h80000002, "rd_addr: 0x%x\n", io_imem_inst[15:11]);
$fwrite(32'h80000002, "rs_data: 0x%x\n", rs_data);
$fwrite(32'h80000002, "wb_data: 0x%x\n", wb_data);
$fwrite(32'h80000002, "---------------\n");
end
end // always @(posedge)
`endif // not def SYNTHESIS
always @(posedge clock) begin
if (reset) begin
id_reg_pc <= 32'h0;
id_reg_inst <= 32'h0;
exe_reg_pc <= 32'h0;
exe_reg_wb_addr <= 5'h0;
exe_reg_op1_data <= 32'h0;
exe_reg_op2_data <= 32'h0;
exe_reg_rs2_data <= 32'h0;
exe_reg_exe_fun <= 5'h0;
exe_reg_mem_wen <= 2'h0;
exe_reg_rf_wen <= 2'h0;
exe_reg_wb_sel <= 3'h0;
exe_reg_imm_b_sext <= 32'h0;
mem_reg_pc <= 32'h0;
mem_reg_wb_addr <= 5'h0;
mem_reg_rs2_data <= 32'h0;
mem_reg_mem_wen <= 2'h0;
mem_reg_rf_wen <= 2'h0;
mem_reg_wb_sel <= 3'h0;
mem_reg_alu_out <= 32'h0;
wb_reg_wb_addr <= 5'h0;
wb_reg_rf_wen <= 2'h0;
wb_reg_wb_data <= 32'h0;
if_reg_pc <= 32'h400000;
end
else begin
if (~stall_flg)
id_reg_pc <= if_reg_pc;
if (_id_inst_T)
id_reg_inst <= 32'h0;
else if (~stall_flg)
id_reg_inst <= io_imem_inst;
exe_reg_pc <= id_reg_pc;
exe_reg_wb_addr <= id_inst[15:11];
if (_id_op1_data_T) begin
if (_id_rs1_data_T)
exe_reg_op1_data <= 32'h0;
else if (_id_rs1_data_T_3)
exe_reg_op1_data <= mem_wb_data;
else if (_id_rs1_data_T_6)
exe_reg_op1_data <= wb_reg_wb_data;
else
exe_reg_op1_data <= _regfile_ext_R2_data;
if (reset)
pc_reg <= 32'h0;
else if (br_flg)
pc_reg <= br_target;
else if (jmp_flg) begin
if (_alu_out_T)
pc_reg <= _alu_out_T_1;
else if (_alu_out_T_3)
pc_reg <= _alu_out_T_4;
else if (_alu_out_T_6)
pc_reg <= _alu_out_T_7;
else if (_alu_out_T_8)
pc_reg <= _alu_out_T_9;
else if (_alu_out_T_10)
pc_reg <= _alu_out_T_11;
else if (_alu_out_T_12)
pc_reg <= _alu_out_T_14[31:0];
else if (_alu_out_T_16)
pc_reg <= _alu_out_T_18;
else if (_alu_out_T_19)
pc_reg <= _alu_out_T_22;
else if (_alu_out_T_24)
pc_reg <= _GEN_7;
else if (_alu_out_T_28) begin
if (_op1_data_T)
pc_reg <= rs_data;
else if (~_op1_data_T_1)
pc_reg <= 32'h0;
end
else if (_id_op1_data_T_1)
exe_reg_op1_data <= id_reg_pc;
else
exe_reg_op1_data <= 32'h0;
exe_reg_op2_data <= id_op2_data[31:0];
exe_reg_rs2_data <= id_rs2_data;
if (_GEN_1)
exe_reg_exe_fun <= 5'h1;
else if (_csignals_T_9)
exe_reg_exe_fun <= 5'h2;
else if (_csignals_T_11)
exe_reg_exe_fun <= 5'h3;
else if (_csignals_T_13)
exe_reg_exe_fun <= 5'h4;
else if (_csignals_T_15)
exe_reg_exe_fun <= 5'h5;
else if (_csignals_T_17)
exe_reg_exe_fun <= 5'h3;
else if (_csignals_T_19)
exe_reg_exe_fun <= 5'h4;
else if (_csignals_T_21)
exe_reg_exe_fun <= 5'h9;
else if (_csignals_T_23)
exe_reg_exe_fun <= 5'hB;
else if (_csignals_T_25)
exe_reg_exe_fun <= 5'hC;
else
exe_reg_exe_fun <= _csignals_T_31;
exe_reg_mem_wen <= 2'h0;
if (_GEN_4) begin
exe_reg_rf_wen <= 2'h1;
exe_reg_wb_sel <= 3'h1;
end
else if (_GEN_2) begin
exe_reg_rf_wen <= 2'h0;
exe_reg_wb_sel <= 3'h0;
end
else begin
exe_reg_rf_wen <= _csignals_T_87;
if (_csignals_T_27)
exe_reg_wb_sel <= 3'h3;
else
exe_reg_wb_sel <= _csignals_T_100;
end
exe_reg_imm_b_sext <= {{14{id_inst[15]}}, id_inst[15:0], 2'h0};
mem_reg_pc <= exe_reg_pc;
mem_reg_wb_addr <= exe_reg_wb_addr;
mem_reg_rs2_data <= exe_reg_rs2_data;
mem_reg_mem_wen <= exe_reg_mem_wen;
mem_reg_rf_wen <= exe_reg_rf_wen;
mem_reg_wb_sel <= exe_reg_wb_sel;
mem_reg_alu_out <= _exe_alu_out_T_46;
wb_reg_wb_addr <= mem_reg_wb_addr;
wb_reg_rf_wen <= mem_reg_rf_wen;
wb_reg_wb_data <= mem_wb_data;
if (exe_br_flg)
if_reg_pc <= exe_reg_pc + exe_reg_imm_b_sext;
else if (exe_jmp_flg)
if_reg_pc <= _exe_alu_out_T_46;
else if (~stall_flg)
if_reg_pc <= if_reg_pc + 32'h4;
pc_reg <= 32'h0;
end
else
pc_reg <= _pc_plus4_T;
end // always @(posedge)
regfile_32x32 regfile_ext (
.R0_addr (5'h3),
.R0_addr (io_imem_inst[20:16]),
.R0_en (1'h1),
.R0_clk (clock),
.R0_data (io_gp),
.R1_addr (id_inst[20:16]),
.R0_data (_regfile_ext_R0_data),
.R1_addr (io_imem_inst[25:21]),
.R1_en (1'h1),
.R1_clk (clock),
.R1_data (_regfile_ext_R1_data),
.R2_addr (id_inst[25:21]),
.R2_en (1'h1),
.R2_clk (clock),
.R2_data (_regfile_ext_R2_data),
.W0_addr (wb_reg_wb_addr),
.W0_en (_id_rs2_data_T_5),
.W0_addr (io_imem_inst[15:11]),
.W0_en
(_GEN_5 | ~_GEN_4
& (_csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33)),
.W0_clk (clock),
.W0_data (wb_reg_wb_data)
.W0_data (wb_data)
);
assign io_imem_addr = if_reg_pc;
assign io_dmem_addr = mem_reg_alu_out;
assign io_dmem_wen = mem_reg_mem_wen[0];
assign io_dmem_wdata = mem_reg_rs2_data;
assign io_exit = id_reg_inst == 32'h114514;
assign io_imem_addr = pc_reg;
assign io_dmem_addr = alu_out;
assign io_dmem_wen = 1'h0;
assign io_dmem_wdata = rt_data;
assign io_exit = io_imem_inst == 32'h114514;
endmodule
// VCS coverage exclude_file
@ -449,7 +320,7 @@ module mem_4096x8(
end // always @(posedge)
`ifdef ENABLE_INITIAL_MEM_
initial
$readmemh("src/hex/mem.hex", Memory);
$readmemh("src/hex/addi.hex", Memory);
`endif // ENABLE_INITIAL_MEM_
assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;
assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;
@ -539,10 +410,9 @@ module Memory(
endmodule
module TopOrigin(
input clock,
reset,
output io_exit,
output [31:0] io_gp
input clock,
reset,
output io_exit
);
wire [31:0] _memory_io_imem_inst;
@ -560,8 +430,7 @@ module TopOrigin(
.io_dmem_rdata (_memory_io_dmem_rdata),
.io_dmem_wen (_core_io_dmem_wen),
.io_dmem_wdata (_core_io_dmem_wdata),
.io_exit (io_exit),
.io_gp (io_gp)
.io_exit (io_exit)
);
Memory memory (
.clock (clock),