Merge pull request #1135 from ucb-bar/abejgonzalez-patch-4

Remove extra spaces in FPGA makefile
This commit is contained in:
Abraham Gonzalez
2022-03-02 23:43:59 +01:00
committed by GitHub

View File

@@ -118,7 +118,7 @@ $(BIT_FILE): $(synth_list_f)
-tclargs \
-top-module "$(MODEL)" \
-F "$(synth_list_f)" \
-board "$(BOARD)" \
-board "$(BOARD)" \
-ip-vivado-tcls "$(shell find '$(build_dir)' -name '*.vivado.tcl')"
.PHONY: bitstream