wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
3,796 Commits 1 Branch 0 Tags
eca7b960f684b9a226543612d5f08139061b380e
Commit Graph

3796 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
raghav-g13
26d4e45b27 bumping marshal for linux rng init fix 2023-10-11 01:43:36 +00:00
Jerry Zhao
0ebab140ff Update nexysvideo to Port api 2023-10-09 11:49:38 -07:00
Jerry Zhao
8ecd7bfa89 Merge remote-tracking branch 'origin/main' into port_api 2023-10-09 11:18:00 -07:00
Jerry Zhao
d9cec6ad34 Merge pull request #1616 from milovanovic/main 
Adds support for Digilent Nexys Video FPGA board.
 2023-10-09 11:05:57 -07:00
Jerry Zhao
0665f986ea Merge pull request #1614 from JL102/script-trycatch 
Added useful "Build script exited at step X" errors for each step in build-setup.sh
 2023-10-09 09:30:11 -07:00
Jordan Lees
5bbebb83dc Merge branch 'main' into script-trycatch 2023-10-07 22:13:24 -07:00
Jerry Zhao
8d11dde7cb Fix UARTPort freqMHz 2023-10-07 00:27:15 -07:00
Jerry Zhao
5145f4f243 Bump firesim 2023-10-06 17:55:49 -07:00
Jerry Zhao
b949324d5a Fix FireSim UARTBridge 2023-10-06 17:55:14 -07:00
Jerry Zhao
a4cb114657 Fix UARTAdapter divisor 2023-10-06 17:00:06 -07:00
JL102
9b557227a3 Remove now-unused build-step scripts 2023-10-06 19:01:47 -04:00
JL102
a7993db08e I think now I put &&s everywhere that is necessary 2023-10-06 19:00:11 -04:00
JL102
aded25fee0 Made indentation consistent 2023-10-06 18:49:10 -04:00
JL102
b76ab6b5b0 Replaced "try-catch" with a more special-purpose set of functions 
This also fixed the weird issue I was experiencing where the try-catch in step 1 caused step 3 to break
 2023-10-06 18:43:52 -04:00
joonho hwangbo
a524adb1b9 Fix icenet-loopback clock and reset domain (#1612) 
* Fix

* Bump icenet

* revert icenet bump | fix harnessbinders
 2023-10-06 08:34:15 -07:00
Jerry Zhao
e6203bb25c Fix fsim supernode memmodel 2023-10-05 23:56:29 -07:00
Jerry Zhao
8fb4ba5675 Fix UARTPort freqMHz 2023-10-05 21:03:34 -07:00
Jerry Zhao
eb3a0aecf4 Add PortAPI between IO and Harness blocks 2023-10-05 15:02:56 -07:00
Vladimir Milovanović
3d96cf5bc9 Adds initial Nexys Video board support. 
Co-authored-by: pznikola <p.z.nikola@etf.rs>
 2023-10-05 23:01:29 +02:00
Vladimir Milovanović
7debb5f52d Bump fpga-shells. 2023-10-06 09:54:42 +02:00
Vladimir Milovanović
3c9818024b Bump rocket-dsp-utils. 2023-10-06 09:54:42 +02:00
Vladimir Milovanović
9a9e201507 Bump fixedpoint. 2023-10-06 09:54:42 +02:00
Vladimir Milovanović
6eacd0aa75 Bump dsptools. 2023-10-06 09:54:42 +02:00
Jerry Zhao
6b5d55ccd4 Merge pull request #1615 from hansungk/fix-insert-includes-python 
Make scripts/insert-includes.py use Python from conda env
 2023-10-05 11:36:06 -07:00
Hansung Kim
921b0c062e Use env python interpreter in insert-includes.py 
This fixes failing CI for CVA6/nvdla on a system that does not have a
/usr/bin/python interpreter by making the script use one from conda env.
 2023-10-05 11:15:42 -07:00
Jordan Lees
3b7057cbfc Merge branch 'ucb-bar:main' into script-trycatch 2023-10-04 23:34:19 -07:00
JL102
6b70dd6d39 Added "try-catch" to all build-setup steps 
This was the only way I knew how to display the step at which the build-setup process failed.
I've personally experienced failures at multiple of the build steps, and before I got used to Chipyard,
it was hard to figure out which step was the culprit. With this, users should have a bit more info to
troubleshoot their issues. For some of the build steps that required multiple lines, I figured it made
more sense to put them into a sub-script, rather than putting a && at the end of each line. But for the
firesim one for example, since it was two .sh calls, I just put a && after the first one, inside of the
try block, to make sure both lines run.
 2023-10-05 02:17:25 -04:00
-T.K.-
8fa8be5669 ADD: bump testchipip 2023-09-27 10:54:57 -07:00
Jerry Zhao
adebd634b4 Fix Arty100T Verilog build (#1608) 
* Bump rocket-chip
* Bump fpga-shells
* Add Arty100T Verilog build to CI
* Fix Arty100T harness disconnected LEDs
 2023-09-27 13:03:37 +02:00
-T.K.-
f3c7ecf8ba REFACTOR: change bootaddr and reset vector address 2023-09-23 19:17:54 -07:00
Jerry Zhao
8c1319073c Merge pull request #1601 from ucb-bar/no-mcaxiram 
Remove MultiClockHarnessAXIMem
 2023-09-20 21:26:40 -07:00
Jerry Zhao
8c3a586c73 Add NarrowRocketCache config fragment 
For configs with wide SBUS, a narrow rocket cache is easier to PD, and does not incur any performance loss usually
 2023-09-20 15:53:13 -07:00
Jerry Zhao
7106200d9d Fix HarnessClockInstantiatorEx doc reference 2023-09-20 11:46:42 -07:00
Jerry Zhao
9ab5067e35 Update docs on bringup sims 2023-09-20 11:44:43 -07:00
Jerry Zhao
0fd04c302f Merge pull request #1602 from ucb-bar/mihai-temp 
Updated docs on waveform generation to match current workflow.
 2023-09-17 10:34:02 -07:00
Jerry Zhao
affbdc254b Update docs/Simulation/Software-RTL-Simulation.rst 2023-09-17 10:33:42 -07:00
Mihai Tudor
0de940b6a0 Updated docs on waveform generation 2023-09-16 19:48:59 -07:00
Jerry Zhao
57ee757016 Remove MultiClockHarnessAXIMem 
Previously, the MultiClockHarnessAXIMem stuff attached SimDRAM over the serial-tl link.
This was done to enable test-chip-like simulations, where the HarnessBinder/BridgeBinder
would effectively implement a similar system as what would go on the bringup platform.

Now that multi-chip-tops are supported, and co-simulation of the ChipTop and the BringupTop
are supported, we can remove all this old Harness-level stuff to reduce duplication
 2023-09-16 09:47:47 -07:00
Abraham Gonzalez
174ebc50b7 Merge pull request #1598 from ucb-bar/remove-dromajo 
Remove Dromajo
 2023-09-10 16:13:14 -07:00
abejgonzalez
dafd7be273 Bump docs 2023-09-08 15:32:01 -07:00
abejgonzalez
6fab524b20 Bump 2023-09-08 15:13:52 -07:00
abejgonzalez
df598c6b80 Run all CI locally 2023-09-08 15:07:32 -07:00
abejgonzalez
284f276fbb Remove Dromajo + documentation 2023-09-08 14:28:10 -07:00
Jerry Zhao
12248a221c Merge pull request #1597 from ucb-bar/jerryz123-patch-2 
Fix VCU118 freq adjustment configs
 2023-09-06 20:11:43 -07:00
Jerry Zhao
0b81a82459 Fix VCU118 freq adjustment configs 
Resolves #1583
 2023-09-06 10:55:53 -07:00
Abraham Gonzalez
48dcce2204 Merge pull request #1588 from ucb-bar/cospike-integration 
Replace Dromajo FireSim bridge with Cospike
 2023-09-05 11:58:07 -07:00
Jerry Zhao
e148a32e6b Merge pull request #1514 from ucb-bar/klayout-docs 
KLayout section of Sky130+OpenROAD tutorial
 2023-09-05 11:41:09 -07:00
Jerry Zhao
bc10cdac35 Merge pull request #1595 from ucb-bar/bump-sifive-cache 
bump sifive cache
 2023-09-05 09:48:28 -07:00
Jerry Zhao
8c55fef690 Merge pull request #1584 from ucb-bar/jerryz123-patch-1 
Clarify fragments in ChipLikeRocketConfigs.scala
 2023-09-04 15:33:00 -07:00
joey0320
2c6a1c6580 bump sifive cache 2023-09-04 14:54:50 -07:00