Blaise Tine
|
b56fb31a6a
|
fpga_synthesis merge
|
2020-06-23 12:41:26 -07:00 |
|
Blaise Tine
|
c52030dee0
|
minor update
|
2020-06-23 12:32:52 -07:00 |
|
Blaise Tine
|
e6cc221a44
|
refactoring
|
2020-06-23 10:59:30 -07:00 |
|
Blaise Tine
|
5e718c2676
|
refactoring
|
2020-06-23 09:54:40 -07:00 |
|
Blaise Tine
|
0a01385a2c
|
few updates
|
2020-06-23 09:28:24 -07:00 |
|
Blaise Tine
|
f80e7c31de
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-06-20 15:21:42 -07:00 |
|
Blaise Tine
|
e6bbf671ee
|
minor update
|
2020-06-20 15:25:21 -07:00 |
|
Blaise Tine
|
9706a4e09d
|
minor update
|
2020-06-20 18:13:15 -04:00 |
|
Blaise Tine
|
d3440de403
|
round robin arbiter + auto buffered queue + fixed dcache arbiter
|
2020-06-20 17:56:04 -04:00 |
|
Blaise Tine
|
9c157e4929
|
minor update
|
2020-06-19 14:50:02 -04:00 |
|
Blaise Tine
|
de0ff93fe5
|
minor cleanup
|
2020-06-19 09:25:24 -07:00 |
|
Blaise Tine
|
68d9fc9a75
|
driver basic test and demo test refactoring
|
2020-06-19 09:12:07 -07:00 |
|
Blaise Tine
|
e2e1b63e14
|
refactor synthesis scripts + fixed quartus ram read-after-write bypass
|
2020-06-16 11:45:47 -07:00 |
|
Blaise Tine
|
9850a1f890
|
minor fixes
|
2020-06-15 00:20:56 -07:00 |
|
Blaise Tine
|
75af29febb
|
scope refactoring
|
2020-06-13 11:47:28 -07:00 |
|
Blaise Tine
|
4fa540575c
|
fixed gpr_ram bug + io bus arbitration
|
2020-06-13 05:26:29 -07:00 |
|
Blaise Tine
|
d6b0ef2b3c
|
scope refactoring + snoop invalidate
|
2020-06-12 00:04:31 -07:00 |
|
Blaise Tine
|
19f263c772
|
scope fixes
|
2020-06-09 20:49:36 -07:00 |
|
Blaise Tine
|
1688c65050
|
scope fixes
|
2020-06-09 10:19:28 -04:00 |
|
Blaise Tine
|
457783322b
|
scope fixes
|
2020-06-09 07:03:52 -07:00 |
|
Blaise Tine
|
9575fe9a51
|
scope fixes
|
2020-06-08 06:54:47 -07:00 |
|
Blaise Tine
|
170c88f295
|
scope fixes
|
2020-06-08 04:25:28 -07:00 |
|
Blaise Tine
|
abc09eb1a3
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-06-05 22:59:26 -07:00 |
|
Blaise Tine
|
765462ceea
|
minor update
|
2020-06-05 22:59:07 -07:00 |
|
Blaise Tine
|
9ae38433fb
|
VX_pipeline refactoring + logic analyzer
|
2020-06-06 01:52:44 -04:00 |
|
Blaise Tine
|
203ebb3445
|
minor update
|
2020-06-04 15:53:04 -07:00 |
|
Blaise Tine
|
c4f2488dbe
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
t
# the commit.
|
2020-06-04 15:44:40 -07:00 |
|
Blaise Tine
|
4e0e710182
|
OPAE rtl fixes
|
2020-06-04 15:44:03 -07:00 |
|
Blaise Tine
|
171d46b501
|
fix l2 cache issues
|
2020-06-04 18:34:14 -04:00 |
|
Blaise Tine
|
ea890b457d
|
fixed msrq regression
|
2020-06-03 17:22:24 -04:00 |
|
Blaise Tine
|
9eb0389717
|
minor update
|
2020-06-03 06:40:25 -04:00 |
|
Blaise Tine
|
626a4f6fc1
|
merge
|
2020-06-03 06:25:34 -04:00 |
|
Blaise Tine
|
106d707024
|
verilator suppor for opae (partial)
|
2020-06-03 06:22:49 -04:00 |
|
Blaise Tine
|
04fc34b848
|
minor update
|
2020-06-03 03:05:45 -07:00 |
|
Blaise Tine
|
9b186dcc6e
|
fixed L2 cache
|
2020-06-02 05:32:50 -07:00 |
|
Blaise Tine
|
e01c411b20
|
opae rtl fixes
|
2020-06-01 23:06:13 -07:00 |
|
Blaise Tine
|
16d5a8a09c
|
opae rtl fixes
|
2020-05-31 14:51:42 -07:00 |
|
Blaise Tine
|
6a3b237054
|
minor update
|
2020-05-29 00:57:59 -04:00 |
|
felsabbagh3
|
033381ab6f
|
Force correct word selection when BANK_LINE_WORD=1
|
2020-05-28 20:39:39 -07:00 |
|
Blaise Tine
|
33b273b204
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-05-28 18:34:25 -04:00 |
|
Blaise Tine
|
b930a822ad
|
minor updates
|
2020-05-28 18:34:03 -04:00 |
|
Blaise Tine
|
611ceb000a
|
fixed warp_sched lock bug
|
2020-05-28 08:52:20 -04:00 |
|
Blaise Tine
|
98b98b1005
|
remove riscv_test bin files
|
2020-05-27 19:01:36 -04:00 |
|
Blaise Tine
|
9e5885b820
|
adding dram writeenable support + scheduler bug fixes
|
2020-05-27 19:00:23 -04:00 |
|
Tine, Blaise
|
b43dd76d0d
|
fixed typo
|
2020-05-26 23:15:32 -04:00 |
|
Blaise Tine
|
61231cd2af
|
OPAE rtl fixes
|
2020-05-24 02:42:56 -07:00 |
|
Blaise Tine
|
a9f896b4f3
|
fixed snoop forwarding bug and single bank support
|
2020-05-24 04:29:43 -04:00 |
|
Blaise Tine
|
47ed6b18ff
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-05-24 01:37:55 -04:00 |
|
felsabbagh3
|
a1e9b512b0
|
Added mrvq_recover_ready_state_st2 to optimize fills sent
|
2020-05-23 21:47:51 -07:00 |
|
felsabbagh3
|
0cd9bd689e
|
Added schedule_ptr to mrvq for speculative pops
|
2020-05-23 21:36:57 -07:00 |
|