Blaise Tine
|
b76f8696bd
|
removing *.vh file for opae build
|
2020-04-20 15:07:27 -04:00 |
|
Blaise Tine
|
91207a0fcb
|
opae update
|
2020-04-20 12:06:47 -07:00 |
|
Blaise Tine
|
8e7046a388
|
RTL code refactoring
|
2020-04-20 14:05:08 -04:00 |
|
Blaise Tine
|
1a2823da0d
|
RTL code refactoring
|
2020-04-20 13:52:24 -04:00 |
|
Blaise Tine
|
94e4f056db
|
RTL code refactoring
|
2020-04-20 13:10:56 -04:00 |
|
Blaise Tine
|
a0e15af0dc
|
RTL code refactoring
|
2020-04-20 13:01:42 -04:00 |
|
Blaise Tine
|
e8a4923eb4
|
RTL code refactoring
|
2020-04-20 12:09:30 -04:00 |
|
Blaise Tine
|
e8072bab77
|
RTL code refactoring
|
2020-04-20 11:20:41 -04:00 |
|
Blaise Tine
|
45990e391f
|
RTL code refactoring
|
2020-04-20 10:21:06 -04:00 |
|
Blaise Tine
|
0c81a3ae19
|
RTL code refactoring
|
2020-04-20 08:01:46 -04:00 |
|
Blaise Tine
|
62c1c3fdbb
|
RTL code refactoring
|
2020-04-20 07:24:20 -04:00 |
|
Blaise Tine
|
58850a2fe8
|
RTL code refactoring
|
2020-04-20 06:59:13 -04:00 |
|
Blaise Tine
|
07135263f5
|
RTL code refactoring
|
2020-04-20 06:47:24 -04:00 |
|
Blaise Tine
|
5671b08a5e
|
merge
|
2020-04-20 06:06:54 -04:00 |
|
felsabbagh3
|
5e570d95d8
|
Fixed two variabled driving the dram_delay signal
|
2020-04-20 00:33:24 -07:00 |
|
Blaise Tine
|
e9dfa828fe
|
RTL code refactoring
|
2020-04-19 09:24:04 -04:00 |
|
Blaise Tine
|
3139d37610
|
RTL code refactoring
|
2020-04-19 08:45:46 -04:00 |
|
Blaise Tine
|
164eb5454c
|
RTL code refactoring
|
2020-04-19 05:21:46 -04:00 |
|
Blaise Tine
|
885869df4a
|
adding DEBUG MACROS
|
2020-04-19 04:59:52 -04:00 |
|
Blaise Tine
|
9b476f1e17
|
RTL code refactoring
|
2020-04-19 03:38:00 -04:00 |
|
Blaise Tine
|
460aabf6b1
|
refactor interfaces
|
2020-04-16 10:40:40 -04:00 |
|
Blaise Tine
|
31f906f9fd
|
fixed all build warnings
|
2020-04-16 10:22:46 -04:00 |
|
Blaise Tine
|
81745f08c9
|
added config.vh
|
2020-04-16 07:49:19 -04:00 |
|
Blaise Tine
|
c913e542e9
|
adding POCL Dockerfile
|
2020-04-14 19:46:53 -04:00 |
|
Blaise Tine
|
12dc4d6874
|
refactoring fixes
|
2020-04-14 19:39:59 -04:00 |
|
Blaise Tine
|
22c8da7490
|
renamed Vortex_SOC to Vortex_Socket
|
2020-04-14 08:33:32 -04:00 |
|
Blaise Tine
|
c132149801
|
minor update
|
2020-04-14 08:27:37 -04:00 |
|
Blaise Tine
|
c88af7889c
|
remove temp files
|
2020-04-14 08:26:12 -04:00 |
|
Blaise Tine
|
3bbaea1332
|
project directories restructuring
|
2020-04-14 08:24:49 -04:00 |
|
Blaise Tine
|
fc155e1223
|
project directories reorganization
|
2020-04-14 06:35:20 -04:00 |
|
Blaise Tine
|
1de06fd9c0
|
update
|
2020-04-13 07:40:51 -04:00 |
|
Blaise Tine
|
dd1ba977c6
|
update opencl benchmakr kernel compilation steps
|
2020-04-13 07:37:35 -04:00 |
|
Blaise Tine
|
97a31401f7
|
rename driver dummy to stub
|
2020-04-10 22:40:58 -04:00 |
|
Blaise Tine
|
217dfb48ef
|
adding README for OPAE hw
|
2020-04-08 11:44:06 -04:00 |
|
Blaise Tine
|
809b4ded5d
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-04-06 10:31:00 -04:00 |
|
Blaise Tine
|
6753f8e1b5
|
POCL llvm path settings via env
|
2020-04-06 10:30:38 -04:00 |
|
codetector
|
d680f72997
|
add export_cycle_counts.py to parse run_tests.sh outputs directory
|
2020-04-06 04:08:57 +00:00 |
|
wgulian3
|
3bcb7b0e83
|
Add synthesized configuration statistics
|
2020-04-05 23:33:59 -04:00 |
|
codetector
|
829042f472
|
add test runner script to run rtlsim benchmarks
|
2020-04-06 01:54:33 +00:00 |
|
wgulian3
|
8d4d07d56b
|
Switch the script based build config generation
|
2020-04-05 19:59:40 -04:00 |
|
wgulian3
|
0270fce6d3
|
Add config generation script
|
2020-04-05 19:41:39 -04:00 |
|
codetector
|
e99697c136
|
Merge branch 'fpga_synthesis' of github.gatech.edu:casl/Vortex into fpga_synthesis
|
2020-04-05 19:16:10 -04:00 |
|
Blaise Tine
|
e9052259fb
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-04-05 18:09:43 -04:00 |
|
Blaise Tine
|
adf8e7dcd5
|
allow external path for llvm loc in opencl compiler
|
2020-04-05 18:09:23 -04:00 |
|
fares
|
7e8a1a6698
|
Added Fix so ecall can terminate sim (Temp until we recompile kernels)
|
2020-04-05 17:16:47 -04:00 |
|
codetector
|
dc5a4604cf
|
Merge branch 'fpga_synthesis' of github.gatech.edu:casl/Vortex into fpga_synthesis
|
2020-04-05 16:38:47 -04:00 |
|
felsabbagh3
|
6d18bb990b
|
Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis
|
2020-04-05 01:23:50 -07:00 |
|
felsabbagh3
|
93922bb2e9
|
Removed reset on Data/Tag structures
|
2020-04-05 01:23:33 -07:00 |
|
Blaise Tine
|
154b118d70
|
minor updates
|
2020-04-05 01:18:42 -07:00 |
|
Blaise Tine
|
30770b5026
|
minor updates
|
2020-04-05 01:16:54 -07:00 |
|