Richard Yan
|
d624b3e50a
|
store fencing, large smem, fix tensor core for firesim
|
2024-05-15 21:45:48 -07:00 |
|
Richard Yan
|
0dd5335851
|
fix merge error once again
|
2024-05-08 11:31:43 -07:00 |
|
Richard Yan
|
16dfae7d3f
|
Merge branch 'rtl' of https://github.com/hansungk/vortex-private into rtl
|
2024-05-08 11:28:39 -07:00 |
|
Richard Yan
|
629279977e
|
fix merge error
|
2024-05-08 11:28:36 -07:00 |
|
Hansung Kim
|
be748b109a
|
Fix faulty merge on syn-only flags
|
2024-05-07 18:37:25 -07:00 |
|
Hansung Kim
|
f71e705d53
|
Revert to old LSUQ_SIZE
|
2024-05-07 16:23:32 -07:00 |
|
Richard Yan
|
4aad161739
|
Merge branch 'rtl' of https://github.com/hansungk/vortex-private into rtl
|
2024-05-07 14:00:31 -07:00 |
|
Richard Yan
|
37616f3334
|
firesim modifications
|
2024-05-07 13:59:25 -07:00 |
|
Richard Yan
|
c9a3eaad79
|
accelerator cisc
|
2024-05-07 13:58:32 -07:00 |
|
Richard Yan
|
14d1552f08
|
potential deadlock
|
2024-05-07 13:56:51 -07:00 |
|
Richard Yan
|
1e5dff52c1
|
shrink queue sizes
|
2024-05-07 13:54:23 -07:00 |
|
Hansung Kim
|
868bbdb15e
|
tensor: more doc
|
2024-05-07 13:54:10 -07:00 |
|
Richard Yan
|
b70df8cbc9
|
proper srams
|
2024-05-07 13:52:07 -07:00 |
|
Hansung Kim
|
9c1d797250
|
tensor: add missing }
|
2024-05-05 18:36:15 -07:00 |
|
Hansung Kim
|
fb626ee21c
|
tensor: doc
|
2024-05-05 18:35:52 -07:00 |
|
Hansung Kim
|
9ea291eea2
|
Merge remote-tracking branch 'origin/tensor_core' into rtl
|
2024-05-05 17:03:57 -07:00 |
|
joshua
|
5bd25985c6
|
i kinda forgot most of changes
|
2024-05-04 23:01:47 -07:00 |
|
Hansung Kim
|
1c7acab160
|
tensor: Fix lint errors
|
2024-05-03 15:43:02 -07:00 |
|
Hansung Kim
|
5a0ee98a61
|
Remove duplicate port connection
|
2024-05-03 15:07:24 -07:00 |
|
Hansung Kim
|
bc45c40231
|
tensor: Rename half.hpp -> half.h
addResource() thinks it's a Verilog source file if it ends in .hpp, for
some reason.
|
2024-05-02 16:17:20 -07:00 |
|
Hansung Kim
|
c4b94e4f2c
|
Wrap hardcoded configs with SYNTHESIS
|
2024-05-02 16:17:04 -07:00 |
|
Hansung Kim
|
c4d71bc3d6
|
tensor: Fix multiple driver error on VCS
|
2024-05-01 21:40:48 -07:00 |
|
Hansung Kim
|
7fc5b6a374
|
tensor: Fix elaboration error on VCS
|
2024-05-01 21:40:45 -07:00 |
|
Hansung Kim
|
675e8ea130
|
Merge branch 'tensor_core' into rtl
|
2024-05-01 16:18:14 -07:00 |
|
Hansung Kim
|
9a688a05b1
|
Add (unconnected) FPU perf counters
mainly for debugging
|
2024-04-29 15:20:55 -07:00 |
|
Hansung Kim
|
100fbbc048
|
Increase FPUQ_SIZE
This should at least be FMA_LATENCY to not bottleneck things.
|
2024-04-29 15:19:48 -07:00 |
|
Richard Yan
|
85213d2876
|
synthesizable design
|
2024-04-17 18:05:51 -07:00 |
|
Richard Yan
|
17fd29c114
|
Merge branch 'rtl' of https://github.com/hansungk/vortex-private into rtl
|
2024-04-16 23:03:04 -07:00 |
|
Richard Yan
|
8de5470da4
|
round robin warp scheduling
|
2024-04-16 23:03:00 -07:00 |
|
Hansung Kim
|
217bc189da
|
ifdef-guard VX_operand* to enable including both in Chisel
|
2024-04-15 22:06:47 -07:00 |
|
Hansung Kim
|
4752b86858
|
Limit NUM_SFU_LANES to 4
Simulation seems to not like SFU_LANES=8; dial back for now
|
2024-04-15 21:48:59 -07:00 |
|
Hansung Kim
|
978b1fe2d0
|
Add operands stage with duplicated RF for rs1/2/3
|
2024-04-15 16:45:59 -07:00 |
|
Hansung Kim
|
87b966a5fa
|
Add perf counter for stall by any operand hazard
|
2024-04-15 01:01:26 -07:00 |
|
Hansung Kim
|
7ae54bd280
|
Remove unused IO in core_wrapper
|
2024-04-13 17:13:39 -07:00 |
|
Richard Yan
|
d3e0f18fd5
|
Merge branch 'rtl' of https://github.com/hansungk/vortex-private into rtl
|
2024-04-09 19:55:11 -07:00 |
|
Richard Yan
|
41a79a03a4
|
parametrize memory interface in core wrapper and update config.vh
|
2024-04-09 19:55:06 -07:00 |
|
Hansung Kim
|
6c632200d5
|
Divide by per-breakdown cycle for avg stall cycles
|
2024-04-03 15:29:51 -07:00 |
|
Hansung Kim
|
62c7d1f4cf
|
Report any fire cycles from scoreboard as well
|
2024-03-29 12:23:15 -07:00 |
|
Hansung Kim
|
50263a5f7d
|
Rename sched_barrier_stalls -> perf_sched_barrier_idles
Sched stall by barrier is really idle because it causes !scheduler_if.valid,
which is counted as part of sched_idle.
|
2024-03-28 22:45:12 -07:00 |
|
joshua
|
d8f9359fae
|
test case update
|
2024-03-28 13:04:02 -07:00 |
|
joshua
|
08d7721e11
|
annoying swizzling problems
|
2024-03-28 03:00:15 -07:00 |
|
joshua
|
e16584ddd9
|
bleh still not work
|
2024-03-27 00:26:04 -07:00 |
|
Hansung Kim
|
dd90736382
|
Reformat perfcount report
|
2024-03-23 01:07:46 -07:00 |
|
Hansung Kim
|
3e6a9a6104
|
Expose scoreboard fires to perf interface
|
2024-03-23 01:06:40 -07:00 |
|
Hansung Kim
|
d99295793c
|
Periodically report perf counter; reformat operand/FU stalls
|
2024-03-23 00:02:02 -07:00 |
|
Hansung Kim
|
83e151a189
|
Add valid / fire / cycles-issued perf counters to dispatch
|
2024-03-23 00:01:15 -07:00 |
|
Hansung Kim
|
573be030c8
|
Add issue-stall-by-operand-hazard perf counters
Do the same reduce by + instead of OR fix for scoreboard counters.
|
2024-03-23 00:00:08 -07:00 |
|
Hansung Kim
|
dda67da84c
|
Add issue-stall-by-unit-busy perf counters
Add per-issue-width counters instead of using reduce "OR" and causing
undercounting.
|
2024-03-21 18:11:12 -07:00 |
|
Hansung Kim
|
3718a57937
|
Docs
|
2024-03-21 15:44:50 -07:00 |
|
joshua
|
b254281295
|
initial tcore impl
|
2024-03-21 01:29:38 -07:00 |
|