wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
3,786 Commits 1 Branch 0 Tags
29d774a6e46bacfa37a85efdb331b2b53ded5b62
Commit Graph

1071 Commits

Author SHA1 Message Date
abejgonzalez
19fda05fba Revert GCD BB changes | Move GCD to 0x4000 to not conflict w/ bootrom 2023-11-03 14:52:01 -07:00
Abraham Gonzalez
d7f78ba2e4 Merge branch 'main' into bb-fixes 2023-11-03 11:46:49 -07:00
Jerry Zhao
2ac2cb38b4 Merge remote-tracking branch 'origin/main' into change-reset-vector 2023-11-02 12:40:51 -07:00
abejgonzalez
42eb570fd8 BUGGY COMMIT: Shows MFC issue with multiple same bb paths 2023-11-01 12:17:03 -07:00
-T.K.-
d96629c6f1 ADD: bump testchipip 2023-11-01 11:45:50 -07:00
Jerry Zhao
ac271dc3eb Merge pull request #1603 from ucb-bar/jerryz123-patch-3 
Add NarrowRocketCache config fragment
 2023-10-31 14:48:48 -07:00
Jerry Zhao
6bd2e9dddb [ci skip] Re-add suggestName for axi4 mmio mem 2023-10-13 17:36:41 -07:00
Jerry Zhao
deab3b11b6 Fix UARTAdapter div bits 2023-10-12 15:37:03 -07:00
Jerry Zhao
3cbcf6b6e8 Fix TSIBridge loadmem param 2023-10-11 15:01:39 -07:00
Jerry Zhao
894ee63061 Make chipParameters not private 2023-10-11 14:59:49 -07:00
Jerry Zhao
8ecd7bfa89 Merge remote-tracking branch 'origin/main' into port_api 2023-10-09 11:18:00 -07:00
Jerry Zhao
8d11dde7cb Fix UARTPort freqMHz 2023-10-07 00:27:15 -07:00
Jerry Zhao
b949324d5a Fix FireSim UARTBridge 2023-10-06 17:55:14 -07:00
Jerry Zhao
a4cb114657 Fix UARTAdapter divisor 2023-10-06 17:00:06 -07:00
joonho hwangbo
a524adb1b9 Fix icenet-loopback clock and reset domain (#1612) 
* Fix

* Bump icenet

* revert icenet bump | fix harnessbinders
 2023-10-06 08:34:15 -07:00
Jerry Zhao
e6203bb25c Fix fsim supernode memmodel 2023-10-05 23:56:29 -07:00
Jerry Zhao
8fb4ba5675 Fix UARTPort freqMHz 2023-10-05 21:03:34 -07:00
Jerry Zhao
eb3a0aecf4 Add PortAPI between IO and Harness blocks 2023-10-05 15:02:56 -07:00
-T.K.-
8fa8be5669 ADD: bump testchipip 2023-09-27 10:54:57 -07:00
Jerry Zhao
adebd634b4 Fix Arty100T Verilog build (#1608) 
* Bump rocket-chip
* Bump fpga-shells
* Add Arty100T Verilog build to CI
* Fix Arty100T harness disconnected LEDs
 2023-09-27 13:03:37 +02:00
-T.K.-
f3c7ecf8ba REFACTOR: change bootaddr and reset vector address 2023-09-23 19:17:54 -07:00
Jerry Zhao
8c3a586c73 Add NarrowRocketCache config fragment 
For configs with wide SBUS, a narrow rocket cache is easier to PD, and does not incur any performance loss usually
 2023-09-20 15:53:13 -07:00
Jerry Zhao
7106200d9d Fix HarnessClockInstantiatorEx doc reference 2023-09-20 11:46:42 -07:00
Jerry Zhao
9ab5067e35 Update docs on bringup sims 2023-09-20 11:44:43 -07:00
Jerry Zhao
57ee757016 Remove MultiClockHarnessAXIMem 
Previously, the MultiClockHarnessAXIMem stuff attached SimDRAM over the serial-tl link.
This was done to enable test-chip-like simulations, where the HarnessBinder/BridgeBinder
would effectively implement a similar system as what would go on the bringup platform.

Now that multi-chip-tops are supported, and co-simulation of the ChipTop and the BringupTop
are supported, we can remove all this old Harness-level stuff to reduce duplication
 2023-09-16 09:47:47 -07:00
abejgonzalez
284f276fbb Remove Dromajo + documentation 2023-09-08 14:28:10 -07:00
Abraham Gonzalez
48dcce2204 Merge pull request #1588 from ucb-bar/cospike-integration 
Replace Dromajo FireSim bridge with Cospike
 2023-09-05 11:58:07 -07:00
Jerry Zhao
bc10cdac35 Merge pull request #1595 from ucb-bar/bump-sifive-cache 
bump sifive cache
 2023-09-05 09:48:28 -07:00
Jerry Zhao
8c55fef690 Merge pull request #1584 from ucb-bar/jerryz123-patch-1 
Clarify fragments in ChipLikeRocketConfigs.scala
 2023-09-04 15:33:00 -07:00
joey0320
2c6a1c6580 bump sifive cache 2023-09-04 14:54:50 -07:00
abejgonzalez
5541582639 Bump Boom 2023-09-04 12:23:07 -07:00
abejgonzalez
8044b26dfe Bump testchipip 2023-08-30 22:16:08 -07:00
abejgonzalez
44f042a152 Merge remote-tracking branch 'origin/main' into cospike-integration 2023-08-30 18:06:31 -07:00
abejgonzalez
a48746f113 Deprecate Dromajo in FireSim, use cospike 
Move Cospike to testchipip
 2023-08-30 17:55:04 -07:00
abejgonzalez
c7f1fe220d Enable precommit | Format files 2023-08-28 14:56:55 -07:00
Jerry Zhao
00cd8575ca Clarify fragments in ChipLikeRocketConfigs.scala 2023-08-26 16:57:53 -07:00
Jerry Zhao
fae344e1c1 Merge pull request #1580 from ucb-bar/vcospike 
Support variable VLEN cosim
 2023-08-22 17:51:03 -07:00
Jerry Zhao
886b6701a8 Support variable VLEN cosim 2023-08-22 14:55:05 -07:00
Jerry Zhao
5495d05aa0 Bump to latest rocket-chip 2023-08-22 11:28:57 -07:00
Jerry Zhao
ed96a11a26 Merge pull request #1576 from ucb-bar/rocket-async 
Fix asyncqueue depth in ChipLikeRocketConfig
 2023-08-16 10:09:57 -07:00
Jerry Zhao
c9ed05057b Merge pull request #1575 from ucb-bar/bumpspike 
Bump spike to latest
 2023-08-15 17:02:07 -07:00
Jerry Zhao
453903dbc7 Fix asyncqueue depth in ChipLikeRocketConfig 2023-08-15 15:29:04 -07:00
Jerry Zhao
1655b12939 Bump spike to latest 2023-08-15 13:42:49 -07:00
joey0320
2b66c89769 bump testchipip 2023-08-15 11:49:18 -07:00
Jerry Zhao
c745cbc064 Merge pull request #1567 from ucb-bar/rcbump 
Bump rocket-chip
 2023-07-31 16:34:46 -07:00
Jerry Zhao
57325448d3 Bump boom 2023-07-31 11:51:50 -07:00
Jerry Zhao
65ed3c162c Bump testchipip/barstools 2023-07-31 10:15:56 -07:00
Jerry Zhao
f557730b98 Bump rocket-chip 2023-07-26 17:57:37 -07:00
Jerry Zhao
577b96ba8c Merge pull request #1531 from ucb-bar/rcbump 
Bump to chisel3.6
 2023-07-26 16:35:47 -07:00
Jerry Zhao
6716e99f46 Bump gemmini 2023-07-25 13:17:41 -07:00