Commit Graph

145 Commits

Author SHA1 Message Date
Jerry Zhao
e7f10348b0 Merge remote-tracking branch 'origin/main' into clusters 2023-12-15 16:46:51 -08:00
-T.K.-
e078fcba49 REFACTOR: rename arty35t explicitly 2023-12-04 01:54:59 -08:00
Jerry Zhao
6445233d8d Merge pull request #1657 from ucb-bar/artygpio
Add Bringup on Arty100T config, using PMOD-gpio for ser-tl
2023-11-19 13:45:18 -08:00
Jerry Zhao
9dc0c8fe75 Fix bringup config timing 2023-11-17 14:42:26 -08:00
Jerry Zhao
ff668a98ac Fix cloneType not inferring direction for arty100t uart-tsi 2023-11-17 14:37:07 -08:00
Jerry Zhao
1d6ebb230b Add Bringup on Arty100T config, using PMOD-gpio for ser-tl 2023-11-08 20:06:44 -08:00
Jerry Zhao
3fa3d745b9 Support breaking out ChipTop I/O out of the expected bundle type 2023-10-30 21:25:11 -07:00
Jerry Zhao
a5597fd32f Support using HarnessBinders without IOBinders 2023-10-25 11:49:16 -07:00
Jerry Zhao
b4d4e54f9c Bump fpga-shells 2023-10-24 18:24:44 -07:00
Jerry Zhao
1e26618e8d Fix fpga platforms cbus freq 2023-10-21 15:48:01 -07:00
Jerry Zhao
aa057239f2 Bump rocket-chip + submodules for new clustered-tile API 2023-10-17 14:38:28 -07:00
Jerry Zhao
0ebab140ff Update nexysvideo to Port api 2023-10-09 11:49:38 -07:00
Jerry Zhao
8ecd7bfa89 Merge remote-tracking branch 'origin/main' into port_api 2023-10-09 11:18:00 -07:00
Jerry Zhao
eb3a0aecf4 Add PortAPI between IO and Harness blocks 2023-10-05 15:02:56 -07:00
Vladimir Milovanović
3d96cf5bc9 Adds initial Nexys Video board support.
Co-authored-by: pznikola <p.z.nikola@etf.rs>
2023-10-05 23:01:29 +02:00
Vladimir Milovanović
7debb5f52d Bump fpga-shells. 2023-10-06 09:54:42 +02:00
Jerry Zhao
adebd634b4 Fix Arty100T Verilog build (#1608)
* Bump rocket-chip
* Bump fpga-shells
* Add Arty100T Verilog build to CI
* Fix Arty100T harness disconnected LEDs
2023-09-27 13:03:37 +02:00
Jerry Zhao
0b81a82459 Fix VCU118 freq adjustment configs
Resolves #1583
2023-09-06 10:55:53 -07:00
Jerry Zhao
5495d05aa0 Bump to latest rocket-chip 2023-08-22 11:28:57 -07:00
Jerry Zhao
ef3409f87f Merge remote-tracking branch 'origin/main' into rcbump 2023-07-09 23:31:16 -07:00
Jerry Zhao
078bce1323 Bump to chisel3.6 2023-07-05 10:32:55 -07:00
Jerry Zhao
89db2372c3 Merge remote-tracking branch 'origin/main' into tetheredsim 2023-05-31 21:55:09 -07:00
Jerry Zhao
ea127aa815 Merge pull request #1475 from ucb-bar/bumprc
Bump to latest rocket-chip
2023-05-30 21:59:00 -07:00
jerryho
9844deb172 using dp(ExtTLMem).get.master.beatBytes to obtain MemoryBus data width 2023-05-27 18:12:56 +08:00
jerryho
45eeee5092 fix the data field width mismatch between AXI that goes to MIG core and that of the Memory Bus 2023-05-26 16:08:59 +08:00
Jerry Zhao
889713b5b1 Switch to UARTTSIIO 2023-05-24 19:15:11 -07:00
Jerry Zhao
6a42c64d3a Bump to latest rocket-chip 2023-05-24 10:17:37 -07:00
Jerry Zhao
57f5168408 Set number of idbits correctly for fpga ddr 2023-05-15 00:04:12 -07:00
Jerry Zhao
f4739be632 Update multi-chip API for harnesses 2023-05-15 00:03:22 -07:00
Jerry Zhao
2077e4304d Explicitly provide refClockFreqMHz to harnessClockInstantiator 2023-05-13 11:18:03 -07:00
Jerry Zhao
b8e95e0305 Rename implicit clock/reset to referenceclock/reset 2023-05-12 15:11:44 -07:00
Jerry Zhao
607c2b5a73 Unify multi-node btw chipyard/firechip | unify harness clocking 2023-05-12 08:41:34 -07:00
Jerry Zhao
64ad77bbcf Make FPGA flows use the harnessClockInstantiator 2023-05-11 15:04:04 -07:00
Jerry Zhao
eced8e63d9 Rename SerialAdapter+SimSerial to TSIToTileLink/SimTSI/TSIHarness 2023-05-08 18:19:18 -07:00
Jerry Zhao
ac281daa78 Move TestHarness to chipyard.harness, make chipyard/harness directory 2023-05-08 08:00:56 -07:00
Jerry Zhao
5f076b184d Flip serial_tl_clock to be generated off-chip 2023-05-07 22:22:36 -07:00
Jerry Zhao
e93bc3bed7 Fix Arty FPGA reset harness binder 2023-04-01 13:53:56 -07:00
Jerry Zhao
6abf970ccb Fix ArtyJTAG matching 2023-04-01 10:23:22 -07:00
Jerry Zhao
df2e5ad9dc Bump to latest rocket-chip/chisel3.5.6 2023-03-28 16:48:27 -07:00
Jerry Zhao
66e4448008 Merge remote-tracking branch 'origin/main' into bringup2 2023-02-28 16:19:14 -08:00
Jerry Zhao
2a4c5e6f88 Bump testchipip 2023-02-28 16:16:04 -08:00
joey0320
8e87a450b6 fpga makefile clean fix 2023-02-22 10:19:05 -08:00
joey0320
32dfc6fbf0 fixes 2023-02-21 21:52:03 -08:00
Abraham Gonzalez
632a7a9348 Merge pull request #1349 from ucb-bar/misc-improv
Small build system improvements
2023-02-16 11:40:55 -08:00
Jerry Zhao
a50e7d3117 Add more arty100t configs with configurable TSI-UART baudrate 2023-02-15 21:45:09 -08:00
Jerry Zhao
fe51a1c7ce Remove arty100t IOBinders file 2023-02-15 14:24:22 -08:00
abejgonzalez
85fe061244 Use EICG_wrapper model as addResource/Path | Fix Makefile parsing 2023-02-15 14:19:55 -08:00
abejgonzalez
55950b61b9 Move sim_files creation after FIRTOOL | Have FIRTOOL delete collateral dir 2023-02-15 12:01:58 -08:00
Jerry Zhao
ec6bb45674 Block Arty100T DDR during reset 2023-02-15 11:15:48 -08:00
Jerry Zhao
61cc18749a Fix more bugs with arty100t 2023-02-14 17:15:44 -08:00